## High Supply Voltage 220MHz Unity-Gain Stable Operational Amplifiers

The ISL55002 and ISL55004 are high speed, low power, low cost monolithic operational amplifiers. The ISL55002 and ISL55004 are unity-gain stable and feature a $300 \mathrm{~V} / \mu$ s slew rate and 220 MHz bandwidth while requiring only 9 mA of supply current.

The power supply operating range of the ISL55002 and ISL55004 is from $\pm 15 \mathrm{~V}$ down to $\pm 2.5 \mathrm{~V}$. For single-supply operation, the ISL55002 and ISL55004 operate from 30V down to 5 V .

The ISL55002 and ISL55004 also feature an extremely wide output voltage swing of $-12.75 \mathrm{~V} /+13.4 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ and $R_{L}=1 \mathrm{k} \Omega$.

At a gain of +1 , the ISL55002 and ISL55004 have a -3dB bandwidth of 220 MHz with a phase margin of $50^{\circ}$. Because of its conventional voltage-feedback topology, the ISL55002 and ISL55004 allow the use of reactive or non-linear elements in its feedback network. This versatility combined with low cost and 140 mA of output-current drive makes the ISL55002 and ISL55004 an ideal choice for price-sensitive applications requiring low power and high speed.

The ISL55002 is available in an 8-pin SO package and the ISL55004 in a 14-pin SO ( 0.150 ") package. All are specified for operation over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Features

- $220 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth
- Unity-gain stable
- Low supply current: $9 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$
- Wide supply range: $\pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ dual-supply and 5 V to 30 V single-supply
- High slew rate: $300 \mathrm{~V} / \mu \mathrm{s}$
- Fast settling: 75 ns to $0.1 \%$ for a 10 V step
- Wide output voltage swing: $-12.75 \mathrm{~V} /+13.6 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{S}}=$ $\pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$
- Low cost, enhanced replacement for the AD847 and LM6361
- Pb-free plus anneal available (RoHS compliant)


## Applications

- Video amplifiers
- Single-supply amplifiers
- Active filters/integrators
- High speed sample-and-hold
- High speed signal processing
- ADC/DAC buffers
- Pulse/RF amplifiers
- Pin diode receivers
- Log amplifiers
- Photo multiplier amplifiers
- Difference amplifiers


## Pinouts



ISL55004
[14-PIN SO (0.150")] TOP VIEW


## Ordering Information

| PART NUMBER | PACKAGE | TAPE \& REEL | PKG. DWG. \# |
| :---: | :---: | :---: | :---: |
| ISL55002IB | 8-Pin SO | - | M8. 15 |
| ISL55002IB-T7 | $8-\mathrm{Pin} \mathrm{SO}$ | 7 " | M8. 15 |
| ISL55002IB-T13 | 8-Pin SO | $13 "$ | M8. 15 |
| ISL55002IBZ (See Note) | 8-Pin SO <br> (Pb-Free) | - | M8. 15 |
| ISL55002IBZ-T7 (See Note) | 8-Pin SO <br> (Pb-Free) | $7 "$ | M8. 15 |
| ISL55002IBZ-T13 (See Note) | 8-Pin SO <br> (Pb-Free) | $13 "$ | M8. 15 |
| ISL55004IB | $\begin{gathered} \text { 14-Pin SO } \\ \left(0.150^{\prime \prime}\right) \end{gathered}$ | - | M14.15 |
| ISL55004IB-T7 | $\begin{gathered} \text { 14-Pin SO } \\ \left(0.150^{\prime \prime}\right) \end{gathered}$ | $7 "$ | M14.15 |
| ISL55004IB-T13 | $\begin{gathered} \text { 14-Pin SO } \\ \left(0.150^{\prime \prime}\right) \end{gathered}$ | $13 "$ | M14.15 |
| ISL55004IBZ (See Note) | $\begin{gathered} \text { 14-Pin SO } \\ \text { (0.150") } \\ \text { (Pb-Free) } \end{gathered}$ | - | M14.15 |
| ISL55004IBZ-T7 <br> (See Note) | $\begin{gathered} \text { 14-Pin SO } \\ \text { (0.150") } \\ \text { (Pb-Free) } \end{gathered}$ | $7 "$ | M14.15 |
| ISL55004IBZ-T13 (See Note) | $\begin{gathered} \text { 14-Pin SO } \\ \text { (0.150") } \\ \text { (Pb-Free) } \end{gathered}$ | 13" | M14.15 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

```
Absolute Maximum Ratings \(\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)\)
```

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 16.5 \mathrm{~V}$ or 33 V
Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm \mathrm{V}_{\mathrm{S}}$
Differential Input Voltage ( $\mathrm{dV}_{\mathrm{IN}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 10 \mathrm{~V}$
Continuous Output Current device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

DC Electrical Specifications $\quad V_{S}= \pm 15 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOS | Input Offset Voltage | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ |  | 1.2 | 5 | mV |
| TCV ${ }_{\text {OS }}$ | Average Offset Voltage Drift |  |  |  |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ |  | 0.6 | 3.5 | $\mu \mathrm{A}$ |
| los | Input Offset Current | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ |  | 0.2 | 2 | $\mu \mathrm{A}$ |
| TClos | Average Offset Current Drift (Note 1) |  |  | TBD |  | $n \mathrm{n} /{ }^{\circ} \mathrm{C}$ |
| AVOL | Open-loop Gain | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 12000 | 21000 |  | V/V |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 75 | 100 |  | dB |
| CMRR | Common-mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ | 75 | 90 |  | dB |
| CMIR | Common-mode Input Range | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ |  | 13 |  | V |
| Vout | Output Voltage Swing | $\mathrm{V}^{+}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 13.3 | 13.4 |  | V/V |
|  |  | $\mathrm{V}_{\mathrm{O}^{-},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | -12.6 | -12.75 |  | V/V |
|  |  | $\mathrm{V}_{\mathrm{O}^{+}, \mathrm{R}_{\mathrm{L}}=150 \Omega}$ | 9.6 | 10.7 |  | V/V |
|  |  | $\mathrm{V}_{\mathrm{O}^{-},}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ | -6.5 | -8.2 |  | V/V |
| Isc | Output Short Circuit Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 80 | 140 |  | mA |
| Is | Supply Current (per amplifier) | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$, no load |  | 9 | 9.5 | mA |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  | 2.0 | 3.2 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $A_{V}=+1 @ 10 \mathrm{MHz}$ |  | 1 |  | pF |
| ROUT | Output Resistance | $A_{V}=+1$ |  | 50 |  | $\mathrm{m} \Omega$ |
| PSOR | Power Supply Operating Range | Dual supply | $\pm 2.25$ |  | $\pm 15$ | V |
|  |  | Single supply | 4.5 |  | 30 | V |

NOTE:

1. Measured from $T_{\text {MIN }}$ to $T_{M A X}$.

AC Electrical Specifications $V_{S}= \pm 15 \mathrm{~V}, A_{V}=+1, R_{L}=1 \mathrm{k} \Omega$ unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| BW | -3dB Bandwidth $\left(\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}_{\mathrm{PP}}\right)$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1$ |  | 220 |  | MHz |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=-1$ |  | 55 |  | MHz |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+2$ | 53 | MHz |  |  |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+5$ |  | 17 | MHz |  |
| GBWP | Gain Bandwidth Product | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ |  | 70 | MHz |  |
| PM | Phase Margin | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 55 |  | $\circ$ |

AC Electrical Specifications $\quad V_{S}= \pm 15 \mathrm{~V}, A_{V}=+1, R_{L}=1 \mathrm{k} \Omega$ unless otherwise specified. (Continued)

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SR | Slew Rate (Note 1) |  | 260 | 300 |  | V/us |
| FPBW | Full-power Bandwidth (Note 2) | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ |  | 9.5 |  | MHz |
| ts | Settling to $+0.1 \%\left(A_{V}=+1\right)$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 10 \mathrm{~V}$ step |  | 75 |  | ns |
| dG | Differential Gain (Note 3) | NTSC/PAL |  | 0.01 |  | \% |
| dP | Differential Phase | NTSC/PAL |  | 0.05 |  | 。 |
| eN | Input Noise Voltage | 10 kHz |  | 12 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| iN | Input Noise Current | 10 kHz |  | 1.5 |  | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |

NOTES:

1. Slew rate is measured on rising edge.
2. For $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=10 \mathrm{~V}_{\mathrm{PP}}$, for $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}_{\mathrm{Pp}}$. Full-power bandwidth is based on slew rate measurement using $\mathrm{FPBW}=\mathrm{SR} /(2 \pi$ $\left.{ }^{*} V_{\text {PEAK }}\right)$.
3. Video performance measured at $V_{S}= \pm 15 \mathrm{~V}, A_{V}=+2$ with two times normal video level across $R_{L}=150 \Omega$. This corresponds to standard video levels across a back-terminated $75 \Omega$ load. For other values or $R_{L}$, see curves.

## Typical Performance Curves



FIGURE 1. OPEN-LOOP GAIN vs FREQUENCY


FIGURE 3. GAIN vs FREQUENCY FOR VARIOUS NONINVERTING GAIN SETTINGS


FIGURE 2. OPEN-LOOP PHASE vs FREQUENCY


FIGURE 4. GAIN vs FREQUENCY FOR VARIOUS INVERTING GAIN SETTINGS

## Typical Performance Curves



FIGURE 5. PHASE vs FREQUENCY FOR VARIOUS NONINVERTING GAIN SETTINGS


FIGURE 7. GAIN BANDWIDTH PRODUCT vs SUPPLY


FIGURE 9. GAIN vs FREQUENCY FOR VARIOUS RLOAD $\left(A_{V}=+1\right)$


FIGURE 6. PHASE vs FREQUENCY FOR VARIOUS INVERTING GAIN SETTINGS


FIGURE 8. SLEW RATE vs SUPPLY


FIGURE 10. GAIN vs FREQUENCY FOR VARIOUS RLOAD $\left(A_{V}=+2\right)$

## Typical Performance Curves



FIGURE 11. GAIN vs FREQUENCY FOR VARIOUS CLOAD $\left(A_{V}=+1\right)$


FIGURE 13. GAIN vs FREQUENCY FOR VARIOUS RFEEDBACK $\left(A_{V}=+1\right)$


FIGURE 15. GAIN vs FREQUENCY FOR VARIOUS INVERTING INPUT CAPACITANCE ( $\mathrm{C}_{\mathrm{IN}}$ )


FIGURE 12. GAIN vs FREQUENCY FOR VARIOUS CLOAD $\left(A_{V}=+2\right)$


FIGURE 14. GAIN vs FREQUENCY FOR VARIOUS RFEEDBACK $\left(A_{V}=+2\right)$


FIGURE 16. GAIN vs FREQUENCY FOR VARIOUS SUPPLY SETTINGS

## Typical Performance Curves



FIGURE 17. COMMON-MODE REJECTION RATIO (CMRR)


FIGURE 19. HARMONIC DISTORTION vs FREQUENCY $\left(A_{V}=+1\right)$


FIGURE 21. OUTPUT SWING vs FREQUENCY FOR VARIOUS GAIN SETTINGS


FIGURE 18. POWER SUPPLY REJECTION RATIO (PSRR)


FIGURE 20. HARMONIC DISTORTION vs OUTPUT VOLTAGE ( $A_{V}=+2$ )


FIGURE 22. OUTPUT SWING vs SUPPLY VOLTAGE FOR VARIOUS GAIN SETTINGS

## Typical Performance Curves



FIGURE 23. LARGE SIGNAL RISE AND FALL TIMES


FIGURE 25. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 27. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


FIGURE 24. SMALL SIGNAL RISE AND FALL TIMES


FIGURE 26. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Product Description

The ISL55002 and ISL55004 are wide bandwidth, low power, and low offset voltage feedback operational amplifiers. These devices are internally compensated for closed loop gain of +1 or greater. Connected in voltage follower mode and driving a $500 \Omega$ load, the -3 dB bandwidth is around a 220 MHz . Driving a $150 \Omega$ load and a gain of 2 , the bandwidth is about 90 MHz while maintaining a $300 \mathrm{~V} / \mu \mathrm{s}$ slew rate.

The ISL55002 and ISL55004 are designed to operate with supply voltage from +15 V to -15 V . That means for single supply application, the supply voltage is from 0 V to 30 V . For split supplies application, the supply voltage is from $\pm 15 \mathrm{~V}$. The amplifier has an input common-mode voltage range from 1.5 V above the negative supply ( $\mathrm{V}_{\mathrm{S}^{-}}$pin) to 1.5 V below the positive supply ( $\mathrm{V}_{\mathrm{S}^{+}}$pin). If the input signal is outside the above specified range, it will cause the output signal to be distorted.

The outputs of the ISL55002 and ISL55004 can swing from -12.75 V to +13.4 V for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$. As the load resistance becomes lower, the output swing is lower.

## Choice Of Feedback Resistor And Gain Bandwidth Product

For applications that require a gain of +1 , no feedback resistor is required. Just short the output pin to the inverting input pin. For gains greater than +1 , the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, $R_{F}$ can't be very big for optimum performance. If a large value of $R_{F}$ must be used, a small capacitor in the few Pico farad range in parallel with $R_{F}$ can help to reduce the ringing and peaking at the expense of reducing the bandwidth. For gain of $+1, R_{F}=0$ is optimum. For the gains other than +1 , optimum response is obtained with $R_{F}$ with proper selection of $R_{F}$ and $R_{G}$ (see Figures 15 and 16 for selection.)

## Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of $150 \Omega$, because of the change in output current with DC level. The dG and dP of this device is about $0.01 \%$ and $0.05^{\circ}$, while driving $150 \Omega$ at a gain of 2 . Driving high impedance loads would give a similar or better dG and dP performance.

## Driving Capacitive Loads and Cables

The ISL55002 and ISL55004 can drive 47pF loads in parallel with $500 \Omega$ with less than 3 dB of peaking at gain of +1 and as much as 100 pF at a gain of +2 with under 3 db of peaking. If less peaking is desired in applications, a small series resistor
(usually between $5 \Omega$ to $50 \Omega$ ) can be placed in series with the output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1 , the gain resistor $\mathrm{R}_{\mathrm{G}}$ can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

## Output Drive Capability

The ISL55002 and ISL55004 do not have internal short circuit protection circuitry. They have a typical short circuit current of 140 mA . If the output is shorted indefinitely, the power dissipation could easily overheat the die or the current could eventually compromise metal integrity. Maximum reliability is maintained if the output current never exceeds $\pm 60 \mathrm{~mA}$. This limit is set by the design of the internal metal interconnect. Note that in transient applications, the part is robust.

Short circuit protection can be provided externally with a back match resistor in series with the output placed close as possible to the output pin. In video applications this would be a $75 \Omega$ resistor and will provide adequate short circuit protection to the device. Care should still be taken not to stress the device with a short at the output.

## Power Dissipation

With the high output drive capability of the ISL55002 and ISL55004, it is possible to exceed the $150^{\circ} \mathrm{C}$ absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for an application to determine if load conditions or package types need to be modified to assure operation of the amplifier in a safe operating area.

The maximum power dissipation allowed in a package is determined according to:
$P D_{\text {MAX }}=\frac{T_{\text {JMAX }}-T_{\text {AMAX }}}{\Theta_{J A}}$
Where:

- $\mathrm{T}_{\text {JMAX }}=$ Maximum junction temperature
- $\mathrm{T}_{\text {AMAX }}=$ Maximum ambient temperature
- $\theta_{\mathrm{JA}}=$ Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

For sourcing:


For sinking:

$$
\mathrm{PD}_{\text {MAX }}=\mathrm{V}_{\mathrm{S}} \times \mathrm{I}_{\text {SMAX }}+\sum_{\mathrm{i}=1}\left(\mathrm{~V}_{\text {OUTi }}-\mathrm{V}_{\mathrm{S}}\right) \times \mathrm{I}_{\text {LOADi }}
$$

Where:

- $\mathrm{V}_{\mathrm{S}}=$ Supply voltage
- I ISMAX $=$ Maximum quiescent supply current
- $\mathrm{V}_{\text {OUT }}=$ Maximum output voltage of the application
- R LOAD $=$ Load resistance tied to ground
- ILOAD = Load current
- $\mathrm{N}=$ number of amplifiers ( $m a x=2$ )

By setting the two $P_{\text {MAX }}$ equations equal to each other, we can solve the output current and R LOAD to avoid the device overheat.

## Power Supply Bypassing Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the $\mathrm{V}_{\mathrm{S}^{-}}$pin is connected to the ground plane, a single $4.7 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor from $\mathrm{V}_{\mathrm{S}^{+}}$ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the $\mathrm{V}_{\mathrm{S}^{-}}$pin becomes the negative supply rail.

## Printed Circuit Board Layout

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

## Application Circuits

## Sullen Key Low Pass Filter

A common and easy to implement filter taking advantage of the wide bandwidth, low offset and low power demands of the ISL55002 and ISL55004. A derivation of the transfer function is provided for convenience (See Figure 28).

## Sullen Key High Pass Filter

Again this useful filter benefits from the characteristics of the ISL55002 and ISL55004. The transfer function is very similar to the low pass so only the results are presented (See Figure 29).


$$
\begin{aligned}
& K=1+\frac{R B}{R A} \\
& \mathrm{Vo}=\mathrm{K} \frac{1}{\mathrm{R} 2 \mathrm{C} 2 \mathrm{~s}+1} \mathrm{~V}_{1} \\
& \frac{\mathrm{~V}_{1}-\mathrm{Vi}}{\mathrm{R} 1} 1+\frac{\frac{\mathrm{V} 0}{\mathrm{~K}-\mathrm{V} 1}}{\mathrm{R} 2}+\frac{\mathrm{Vo}-\mathrm{Vi}}{\frac{1}{\mathrm{C} 1 \mathrm{~s}}}=0 \\
& H(s)=\frac{K}{R 1 C 1 R 2 C 2 s^{2}+((1-K) R 1 C 1+R 1 C 2+R 21 C 2) s+1} \\
& H(j w)=\frac{1}{1-w^{2} R 1 C 1 R 2 C 2+j w((1-K) R 1 C 1+R 1 C 2+R 2 C 2)} \\
& \text { Holp }=K \\
& \text { wo }=\frac{1}{\sqrt{\text { R1C1R2C2 }}} \\
& Q=\frac{1}{(1-K) \sqrt{\frac{R_{1 C 1}}{R_{2} \mathrm{C} 2}}+\sqrt{\frac{\mathrm{R} 1 \mathrm{C} 2}{\mathrm{R} 2 \mathrm{C} 1}}+\sqrt{\frac{\mathrm{R} 2 \mathrm{C} 2}{\mathrm{R} 1 \mathrm{C} 1}}}
\end{aligned}
$$

$$
\begin{array}{ll}
\text { Holp }=K & \text { Equations simplify if we let all } \\
\text { wo }=\frac{1}{R C} & \text { components be equal } R=C \\
Q=\frac{1}{3-K} &
\end{array}
$$

FIGURE 28. SULLEN KEY LOW PASS FILTER


$$
\begin{aligned}
& \text { Holp }=K \\
& \text { wo }=\frac{1}{\sqrt{\text { R1C1R2C2 }}} \\
& Q=\frac{1}{(1-K) \sqrt{\frac{R 1 C 1}{R 2 C 2}}+\sqrt{\frac{\mathrm{R}_{1} \mathrm{C} 2}{\mathrm{R} 2 \mathrm{C} 1}}+\sqrt{\frac{\mathrm{R} 2 \mathrm{C} 2}{\mathrm{R} 1 \mathrm{C} 1}}}
\end{aligned}
$$

$$
\text { Holp }=\frac{\mathrm{K}}{4-\mathrm{K}}
$$

$$
w o=\frac{\sqrt{2}}{R C} \quad \begin{aligned}
& \text { Equations simplify if we let } \\
& \text { all components be equal } R=C
\end{aligned}
$$

$$
\mathrm{Q}=\frac{\sqrt{2}}{4-\mathrm{K}}
$$

FIGURE 29. SULLEN KEY HIGH PASS FILTER

## Differential Output Instrumentation Amplifier

The addition of a third amplifier to the conventional three amplifier instrumentation amplifier introduces the benefits of differential signal realization, specifically the advantage of using common-mode rejection to remove coupled noise and ground potential errors inherent in remote transmission. This configuration also provides enhanced bandwidth, wider output swing and faster slew rate than conventional three amplifier solutions with only the cost of an additional amplifier and few resistors.

$e_{o 3}=-\left(1+2 R_{2} / R_{G}\right)\left(e_{1}-e_{2}\right) \quad e_{o 4}=\left(1+2 R_{2} / R_{G}\right)\left(e_{1}-e_{2}\right)$
$e_{o}=-2\left(1+2 R_{2} / R_{G}\right)\left(e_{1}-e_{2}\right)$
$B W=\frac{2 f_{C 1,2}}{\left|A_{D i}\right|} \quad A_{D i}=-2\left(1+2 R_{2} / R_{G}\right)$

## Strain Gauge

The strain gauge is an ideal application to take advantage of the moderate bandwidth and high accuracy of the ISL55002 and ISL55004. The operation of the circuit is very straightforward. As the strain variable component resistor in the balanced bridge is subjected to increasing strain, its resistance changes, resulting in an imbalance in the bridge. A voltage variation from the referenced high accuracy source is generated and translated to the difference amplifier through the buffer stage. This voltage difference as a function of the strain is converted into an output voltage.

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch ).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |
| D | 0.1890 | 0.1968 | 4.80 | 5.00 | 3 |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |
| e | 0.050 BSC |  | 1.27 BSC |  | - |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 8 |  | 8 |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{0}$ | $0^{\circ}$ | $8^{0}$ | - |



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch ) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " $N$ " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

## M14.15 (JEDEC MS-012-AB ISSUE C) 14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :--- | :--- | :--- | :--- | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |
| D | 0.3367 | 0.3444 | 8.55 | 8.75 | 3 |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |
| e | 0.050 |  | BSC | 1.27 |  |
| BSC | - |  |  |  |  |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 14 |  | 14 |  | 7 |
| a | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

